
PBX 1073 5 00 くしょ としょく 8901 7 ho/ (ATR WAY 8#9/ NETWORK GATEMAY Docket No.: 42P14031D2D Biakely, Sokoloff, Taylor & Zafman LLP Title: Instruction Set Architecture for Signal Processors 1st Named Inventor: Kumar Ganapathy Express Mail No.: EV323393578US Docket I Sheet: 1 of 12 したこ A 701 80,

(714) 557-3800

(714) 557-3800 Blakely, Sokoloff, Taylor & Zafman LLP

Title: Instruction Set Architecture for Signal Processors

1st Named Inventor: Kumar Ganapathy Express Mail No.: EV323393578US Sheet: 2 of 12





Title: Instruction Set Architecture for Signal Processors


1st Named Inventor: Kumar Ganapathy Express Mail No.: EV323393578US


Sheet: 3 of 12











39 39 37 38 35 34 33 32 31 30 29 28 27	क द्वा थ	22 21 20	19 18 17 16	15 14 13 12 11 10	9 8 7 6	5 4 3 2 1 0
1 0 0 PS 5' SX SY	VASSADA	Sub-op	1 Pred Pt	. Sut Syt Pon	3 5 5 5	O SADA DA DO
da = +/- ex'sy	Nop	0 0 0				
da = +/-(sx*sy) + sa	Add	001			Till 1	
da = +/-(sx*sa) + sy	Add	0 1 0			급	
da = +/-(sx*sy) - sa	Sub	011			u	
$da = +/-(sx^*sa) - sy$	Sub	100			u	
da = min(+/- sx*sy,sa)	Min	101			GI	1 = ()
de = mir(+/- sx*se,sy)	Min	1110			G _x	1-0.0
de = max(+/- sx * sy, sa)	Mex	111			ଭ	

8	38	37	3	\mathbf{I}	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	1	
1	0	0	L	<u>PS</u>		s·		S	X			S	Y		V/S	SA	DA	0	1	0	Add	da = +/-(mx*sa) + my
																		1	0	9	Sub	da = +/-(mx*sa) - my
																		1	1	0	Min	da = min(+/-mx*sa, my

FI 6.6D

(714) 557-3800

Blakely, Sokoloff, Taylor & Zafman LLP Title: Instruction Set Architecture for Signal Processors 1st Named Inventor: Kumar Ganapathy Express Mail No.: EV323393578US Docket Sheet: 7 of 12

Docket No.: 42P14031D2D

	20-bit parallel	20-bit sertal	40-bit extended	20-bit serial
39 19	0 0	0 1	0	1
ASI MIG-05				

Control || Control Control # Control DSP, extensions/Shadow DSP # DSP

OSP instructions

23 22 21 20
7
33 32 31 30 29 28 27 28 25 24 23 22 21
2
25 24
22
2
30 29 28 27 28
Ē
E
S
3
2
8
8 37 36 35 34 33 32 31 30 29 28 27 26 25 24
뭐
8

Muttiply		0	0	PS	S.		SX			SΥ		V/S SA DA	SA D		Sup-op	٥	
						de e ex ey	×.ev	Ì						ا۲	0	6	do N
						90	de = (sx*sy) + i	:						0	0	-	Add
) = ep	da = (ax*sa) + ay	<u>}</u>						0	Ī	0	₽₽¥
							da = (8x*8y) - 86	2						0	-	-	Sub
						• • • • • • • • • • • • • • • • • • •	da = (sx*sa) = sy	<u>~</u>							0	0	Sub
						- ep	da = min(ax ay,so	, 80)	_						0	Ē	Mín
						48.0	de = min(ex*ee.ey)	10.8y)	_					-	Ξ	0	Min
					i	4 . ab	da = max(ex*8y,64	8Y, 54						Ŀ	-	-	Max
₽	-	0	Ē	ЬS	70		SX			SΥ		Y0 YS S/A	V) V		Sub-op		
		Ì				da = 8x + 8y	x + 8y							0	0	0	doN
						e ep	da = sx + sy + se	8						0	0	-	₽₽¥
						de . s	da = sx + sy; sa = sx - sy;	1	8 · X	×				٥	1	o	AddSub
						- ep	de = (sx + sy) * sa							0	Ē	Ē	Mu
) ap	de = -(sx + sy) * sa		_					-	0	ō	Mulk
						de a n	de = min(ex+sy.ea)	87.88	_						0	Ē	Min
						40 = A	da = max(ax+sy.sa)	8, Y.	=					-	-	ō	Max
				Į		4 m 9p	de = ssum(se)		(8X)	L CI	(ax, sy unused)			-	+	Ŧ	CombAdd
Extremum	-]	-	9	PS	×		×S			λ		S S/A	V/S SA DA		Sub-op		
						9 = 9p	de = ext(ex,ey)	~		i				0	0	ō	QON.
						de = 6	de = ext(sx.sy.ss)	(88.						0	0		Ext
						9	de = ext(ax,sa) * sy	÷	_					0	-	히	Mel
						- sp	da = -ext(sx,sa)	۰. (e	_					0	-	Ē	KEN
						9 • • • • • • • • • • • • • • • • • • •	de = ext(8x,88) + sy		_					-	0	0	Add
						0 • 9	da = ext(sx,sa) - sy	. 8	_					-	0	-	gng Qng
	-	-	-		İ	OX1(88	ext(88,d8) ? t = sx, tr = sy, ks = lc	# 8X	ir = 8	Z,	٠ د د			1	1	0	emex
hpe-metch	-	-	0	PS	0		SX			λ		×	×	-	-	-	
Permule	-	-	0	S	-		XX			ed X		×	9,6	Ξ	-	Ē	Permute
			1		4			7	+	\dashv		-	4				
Reserved	-	=	=	S	×		š	\dashv		ઢ		SA DA V/S	A VS	Ш	Sub-op		

Add/Sub min/max Sy (Red S' S' S' S' DA abs 0 0 0 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 Pred PL Sx1 Sy1 V-cd (5x Sub-ext) 0 SA (0A ed.) 0 0 | 0 | 11 Fp | Rnd V/S 0 SA DA abs 0 0 0 Pred PL SM Syl Lt Control and specifier Extensions 0 Pred PL Sxt Add Ē Ĕ

Nop (uadd) Mulmulki Menmax

Add/wb Md

0 ereg Pcii 0 0

0 Pred Pt x Type:SX 0 Pred Pt Pss Permute:SX 0 Pred (I/R | I/R | px | Offset:SX

Shadow DSP

Type/offset/permute extensions

0 Pred PL Sxt

Type override permute override Offset override

Y 0 SA DA x 0 1 Y 0 SA DAPY 1 0 0 SA DAPY 1 1

Type:SY Permute:SY

0	89
12	Sut
-	SA DA
13	
2	8
8	8
9	П
12 11	Deve
回	Ш
	8
15	4
	H
18	
	6

FIG. 6 E

Blakely, Sokoloff, Taylor & Zafman LLP Title: Instruction Set Architecture for Signal Processors

(714) 557-3800

1st Named Inventor: Kumar Ganapathy Express Mail No.: EV323393578US Sheet: 8 of 12

Docket No.: 42P14031D2D

<Bit1, Bits9-6> ■■ UIS (Shift Amount)

<8113, 811813-10> == UIS :POS

					_					_				_			_						_	_	_	_		_	_,					_	_	_			_,	_		_
0	9	-	됩	ৰ	이	-[-	-	-	0	-	-	-	•	9	-	이	9	-[이	-	-	이	9	이	이	이	-	-	-	-	-[-	-	-	-		-	-	-	-	-
-	=	₹	3	8	집	ᅴ	9	리	-		0	0	-	0	리	9	7	-1	-	-4	0	-	9	9	9	리	-	9	-	-	-	-	-	-	1	٠		-	-	-	-	7
7	٦				П	9	9	-			0	-		Z	v	3	Z	ջ	3	`.	Θ	3	٥	-	9	-		3	이	-	-	-	-	-	-	F		-	-	-	-	7
c		7	_			ᅴ	-	•	7	3	2	5		Pred	Pred	UI2: LeI	E B	آءً	75 75 75	٦	7	٦			-	-		-1		9	0	0	-		-	1		-	-	-	-	7
₹	2	RZ	RZ	3	æ	핆	×	8	ö		OI2	IUI IUI	RZ	0	-		0	-	٦	2	^	2	ž	짋	-	-		돭	ક	0	-	-	0	1	0	ŀ	į į	-	-	-	-	7
5						ž	×	B		Rzí	Rzt	Rzil	١.	Н	Н		×	×			П				-	-		Z X	В	Ę	0	-	0	0	F	-	47.47	-	7	-	ᅱ	킈
•		П	М	П	П	٦	П	П		٦	Ē	٦	П			Leize	×	×	Leize				П		٦			Ī		٦	SE	П		Γ	Γ	6	•	-	-	-	-	킈
디								Q.	_			L				Ç	×	×	Š		S	P					7:18	2							L.	卜	:	0	0	-	-	귀
8	æ	RY	Š	₹	Æ	02	20	H	021	æ	R	82					×	×		æ		П	RZ	ž	RZ	ž	Bits 27:18	RY/RZ	RZ	RZ	24	ž	ď	RZ	ď	2		F	F	-	-	듸
6								Š					_	Sig	818	Н	×	×	×			ď					e										5W. Sa	0	-	0	-	7
₽	Η	r	┪	H	r	П	Η	Н	r	t	H	T	SB			Ę	Н		Н	П	Н		Н	Н	H	Г		Γ	a	П			┪	H	T	T			Н	П	٥	7
Ξ		L		L	L		_		L	S	S	S	l			UIS : Loount					J	Ħ	J			١,		J	ereg		J		L	L	L	L		망				٦
12	æ	æ	₹	[€	ĕ	ž	SIA	ž	ž	UI4:POS	3	UI4 POS				5	æ	ž	ž	ĸ	æ	ь	¥	ž	XX	ZM		æ	_	ĕ	æ	ΣM	æ	ž	ž	ž		P	¥	RZ	S	3
13	ĺ		l	١						۲	Γ	Γ	١																S COL					ļ	١		A STATE OF THE PROPERTY OF THE PARTY OF THE	Pred				
Ξ	0	0	-	6	-	F	-	-	1-	6	6	6	6	-	F	-	-	F	-	0	6	٥	-	F	-	-	-	F	F	-	F	F	-	-	-	-		F	-	-	-	=
15	6	0	6	-	-	-	F	-	-	6	6	6	6	6	6	6	0	6	6	-	-	-	-	-	-	-	-	-	-	-	-	F	-	-	-	-		F	-	-	-	Ξ
ē	0	6	-	-	6	0	6	6	6	, -	-	 -	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1-	-	-			F	-	H	-
1	P	Ţ	t	ļ,	ţ,	٦	ļ,	ţ,	t	t.	t,	ţ,	ţ	t	-	6	╏	5	T.	ļ,	Ļ	Ļ	Ţ	T	P	Ī	5	Ļ	,	-	Ļ	1	ţ	ţ	ţ,	ţ-	Ė	٦	,	Ļ	٦	Ţ
100	Pred	P	9	Pred	8	ğ	9	ğ	Pad	E G	Pred	P P	Pred	P S	8	8	g B	9 8	Peg	Pag	g	8	P P	Pred	P.	Pred	Pred	ğ	Pred	g 8	9	P B	Pred	Pred	Pred	å		Pred	B	Pre	Pred	Pred
ē		1-	力	 	 	1	1	七	†-	圠	 	扎	1_	1	1	t	1	1	1		1	_	し	5	1	1	1	力	1	1	L	1	1_	†-	 	力	Ē	5	1			_
ــــ	_	1_	_	1			<u>. </u>	_	_	1	٠.	_		1_	L		_	۲.	! _	_	Ц.	<u> </u>		_	٠.	_	۰.	1	_	1_	Ц.	_	_	_	_	٠.		!	_	L	<u> </u>	_

Control Instructions

	Filt: Sign/Zono		Bit 15 is continuation of inner LC		andp, orp, andorp, orandp; pz = (px retop py) retop pv)					
16 16 14 13 12 11 10 9 6 7 6 5 4 3 2 1 0 0 RM RZI INE RA MA Offset UIS Length: UIS 0	UIS: Position Imm1 D IU/S 1 Shin: UIS AL L	Sha	UI4: ouler Laize UI4: Inner Laize (UI2: OLs UI4: Inner La UI4: ouler Laize UI4: Inner Laize (UI2: OLs UI4: Inner La	th md orb to 1.7 at 2 at 2 at 12 at 2 at 12 at 2 at 12	1	0 mm14 1 mm14	Rzi 0 Type Si10 Si21 Type Si10 Si10	lmm18	(mm16	1mm16
Bits 13:2 of upper haif (39:20)	RZ 0 0 0 1 0 x x 0 Rzi RZ 0 0 0 0 0 0 mth nd 0 rzh rzi		2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RY 0 1 0 0 0 x x 0 0 0 8	PZ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RX 0 1 1 1 0 x x 0 0 0	RX 0 1 1 1 0 x x 0 1 1 1 0 1 0 1 1 1 0 1 1 1 1	1 0 4- 0 0 LI sv	1 0 XM 1 0 X	RZ [1]1[6][HA]0]x[x[0]
13 12 11 10 Inservertrect	Inserti Shift	Rotate	UI4: Buller L RX		X XX	store Type		Additional		ل

Blakely, Sokoloff, Taylor & Zafman LLP (714) 557-3800


Title: Instruction Set Architecture for Signal Processors

1st Named Inventor: Kumar Ganapathy Express Mail No.: EV323393578US

Docket No.: 42P14031D2D

Sheet: 10 of 12

MUL-NOP MUL-ADO MUL-EXT MUL-MUL Control
Rnd Lt | V/S | S* | S* | DA | SA | =/• 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 SY 10 9 8 7 6 5 4 3 2 1 0 39 39 38 37 36 35 34 37 28 28 28 27 20 26 22 21 20 19 19 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 11 0 Group 90 020000 SX 0 02 SX 0 02 Imm13 391 39 37 381 35 34 33 32 31 30 29 28 27 28 25 24 23 22 21 20 19 18 17 18 15 14 13 12 11 10 9 8 8 7 6 5 4 3 2 1 1 0 Group Pred Occode 39 39 37 36 35 34 33 32 31 30 29 28 27 26 28 27 27 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 1 Grup Pred opode SX DZ Amount Pred opode SX DZ Amount Pred opode SX DZ Amount Pred opode 39 39 37 39 35 34 35 32 31 30 29 28 27 28 22 24 23 22 21 20 18 19 17 16 15 14 13 12 11 10 9 8 7 6 15 14 1 Group Pred Sydian Syd 39 37 38 37 38 33 32 31 32 31 30 28 28 27 28 32 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 1 6 5 1 4 1 Group Pred Occode | Rod Abs | Lm| VS | Rod Abs | Lm| VS | Rod Abs | Lm| VS | Rod Lm| VS NX Abs GA VX NX Ab 39 39 38 37 38 35 34 33 32 31 30 29 28 27 28 25 24 23 22 21 20 19 19 17 16 15 14 13 12 11 OZ Subop MOV ADD SUB MIN MAX AND OR 37 36 35 34 33 32 31 30 28 28 27 26 25 24 23 22 21 20 39 8 Prod N N N N N N N ARUTH: ű ≸ Branch: Ę Misc Blakely, Sokoloff, Taylor & Zafman LLP
Title: Instruction Set Architecture for Signal Processors
1st Named Inventor: Kumar Ganapathy
Express Mail No.: EV323393578US
Docket N
Sheet: 11 of 12 (714) 557-3800



Blakely, Sokoloff, Taylor & Zafman LLP
Title: Instruction Set Architecture for Signal Processors
1st Named Inventor: Kumar Ganapathy
Express Mail No.: EV323393578US
Docket N
Sheet: 12 of 12

Docket No.: 42P14031D2D

(714) 557-3800

